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Abstract—This letter proposes a new control scheme for the
neutral-point (NP) balance in single-phase three-level NP-clamped
converters. The control is addressed considering the plant under
study, a nonlinear time-variant system. A quasi-exact linearization
is applied allowing the application of classic control techniques.
The described method is simple, general, and suitable for buck
and boost topologies, as well as for inverter or rectifier operating
modes under either linear or nonlinear loading. Correct operation
is verified under simulated and experimental operation.
Index Terms—Multilevel converters, neutral-point control, non-
linear control.
I. INTRODUCTION
PULSEWIDTH modulation (PWM) converters guaranteegood harmonic quality on the ac side and excellent dc volt-
age regulation. Diode-clamped multilevel topologies introduced
in [1] represent a straightforward way to increase dc-side volt-
age and nominal power levels while further reducing harmonic
distortion [2]. Using these kinds of topologies comes at the cost
of increasing control complexity, particularly through extra con-
trol loops for voltage equalization across the dc-link capacitors.
An imbalance in intermediate dc-voltage levels would produce
distorted ac voltage and current waveforms and might cause
possible over-voltage damage in any of the power-switching
devices.
Multilevel equalization in three-phase converters has been
an active research topic for the last several years. Sev-
eral approaches, such as special modulations, modification
of PWM signals, etc., have been proposed and their effec-
tiveness assessed [3]–[5]. Neutral-point (NP) voltage con-
trol in single-phase multilevel converters presents different
features from the three-phase multilevel case. Probably, the
most important is the fact that the nonlinearities in the
single-phase case are located in isolated points, whereas in
the three-phase case there are singular regions. This facility
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makes possible an easier application of feedback lineariza-
tion techniques. However, the problem has not attracted much
attention, although multilevel single-phase converters continue
being considered useful devices for several important appli-
cations such as powerfactor correction [6], traction [2], pho-
tovoltaics [7], audio amplifiers [8], etc. Several approaches
have been developed to achieve dc-link capacitor charge bal-
ance. They may be categorized as linear and nonlinear control
approaches.
Given the nonlinear time-varying nature of the control prob-
lem, the former approach approximates the process by first
averaging the NP current over a line period and lineariz-
ing the expression for the NP voltage by differentiating it
around a nominal operating point [9]–[11]. This model is
used to design a standard proportional–integral controller feed-
back loop. The input is the difference between both dc-link
capacitor voltages, and the output is either an offset to be
added to the modulating wave [9], [10] or the difference
between the transistor dead times [11] in each modulation
period.
Nonlinear methods are based on the dual behavior of two pairs
of switching combinations. In a combination, both members in
each pair yield the same voltage level on the converter ac side
but have an opposite effect on the state of charge of the dc-
link capacitors [3], [12], [13]. The duration of each modulation
period is shared by a switching combination coming from one of
these pairs and another that has no effect on the dc-link voltage
balance.
This letter describes a new control method based on a sim-
ple feedback linearization procedure to obtain a linear time-
invariant model for the NP voltage. The feedback linearization
process takes almost no time, is direct, and yields a lin-
ear, time-invariant model. With this linear model, well-known
and easy-to-implement classic control techniques for obtain-
ing the desired system response and disturbance rejection can
be applied with greater accuracy than in previous approaches.
The strategy benefits from design facilities of linear methods,
while achieving convergence times similar to nonlinear ones.
In other words, the linearization opens the possibility of choos-
ing whichever linear controller the application demands. This
feature is useful in situations where the NP voltage must get
a concrete value different from a perfect equilibrium, as, for
example, maximum power point tracking (MPPT) in photo-
voltaic (PV) applications with NP-clamped interfaces. The al-
gorithm can be straightforwardly extended to other rectifier
or inverter topologies and is very simple to apply to existing
structures.
0885-8993/$26.00 © 2009 IEEE
Authorized licensed use limited to: UNIVERSITAT POLIT?CNICA DE CATALUNYA. Downloaded on May 31,2010 at 17:25:07 UTC from IEEE Xplore.  Restrictions apply. 
2358 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO. 10, OCTOBER 2009
Fig. 1. Converter under study.
Section II of this letter briefly describes the switching scheme
and converter operation considered herein. Section III focuses
on an accurate mathematical description of the system. Starting
from the electrical schematic of the converter, a nonlinear time-
varying differential equation that models the system is extracted.
Section IV focuses on the linearization process itself. Once the
problem has been transformed to a linear time-invariant control
design problem, a simple classic zero-pole network is assessed
as an example control scheme to test the correct operation of
the proposal by means of experimental testing in Section V.
II. CONVERTER OPERATION AND SWITCHING SCHEME
During normal operation, the converter function is to gen-
erate an ac voltage (vab ) from a dc voltage (VPN ) by driving
the insulated gate bipolar transistors (IGBTs) of Fig. 1 to a
correct state. A more intuitive switching model of the system
under study is shown in Fig. 2, where VPN is the dc-side volt-
age, which for convenience will be called output voltage, vab
is the ac-side voltage which will be called input voltage, and
iL denotes the ac-side current usually called input current. The
variables VC1 , IC1 , VC2 , and IC2 represent the voltages and cur-
rents related to the dc-side capacitors. io represents the current
entering the NP. This will play an important role in the control
scheme.
In typical configurations, a converter outer control loop cal-
culates the voltage vab , which should be generated by PWM
signals using appropriate switches, Sa and Sb . Switches Sa and
Sb can be placed in any of three positions, called p, o, or n,
which correspond to the three voltage levels of the dc bus: VPN ,
VPN/2 (assuming a balanced dc-bus), and 0, respectively.
Given the input voltage value vab that must be synthesized,
the converter operation can be segmented into four different
zones.
1) Zone 1. (VPN ≥ vab ≥ VPN/2): The input voltage (vab ) is
generated from a PWM signal with voltage levels of VPN
and VPN/2. This is accomplished by the use of switch-
Fig. 2. Switching model of the converter under study.
ing states PN (io = 0) and either PO (io = iL ) or ON
(io = −iL ).
2) Zone 2. (VPN/2 ≥ vab ≥ 0): The input voltage is gener-
ated from a PWM signal with voltage levels VPN/2 and
0. This is accomplished by the use of switching states PO
(io = iL ) or ON (io = −iL ) and a zero-voltage switching
state that is produced by any the states PP, NN, or OO
(io = 0 for all of them).
3) Zone 3. (0 ≥ vab ≥ −VPN/2): The input voltage is gen-
erated from a PWM signal with voltage levels 0 and
−VPN/2. This is accomplished by the use of a zero-
voltage switching state, produced by states PP, NN, or
OO (io = 0 for all of them), and either OP (io = −iL ) or
NO (io = iL ).
4) Zone 4. (−VPN/2 ≥ vab ≥ −VPN ): The input voltage is
generated from a PWM signal with voltage levels−VPN/2
and −VPN . This is accomplished by the use of switching
states OP (io = −iL ) or NO (io = iL ) and NP (io = 0).
Each switching state induces a different effect over the NP
current io . It is clear that the NP current is null for maximum
module input voltage (states PN and NP) and for the zero-input
voltage switching position. In such positions, the NP voltage
will remain invariant. When the converter has to be switched to
an intermediate input voltage (states PO, ON, NO, or OP), two
equivalent switching combinations may be chosen for the same
voltage value: one will produce io = iL and the other will make
io = −iL . This well-known property will give an extra degree
of freedom that may be used to control the NP voltage.
III. PHYSICAL SYSTEM MODELING
The objective of this section is to obtain an analytic expression
of the plant transfer function that relates the capacitor voltage
difference (VC1 − VC2 ) with the current across the NP (io ). The
influence of the modulation is considered as well.
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Fig. 3. Multilevel dc-bus physical model.
Fig. 3 represents an electrical schematic of the plant being
modeled. Two resistors (R1 and R2) have been added to the
diagram. These resistors model the dc-bus discharge resistors,
placed in most power converters for security reasons. Applying
Kirchhoff’s law to the NP
io(t) + iC1 (t) + iR1 (t)− iC2 (t)− iR2 (t) = 0 (1)
io(t)+C1
dVC1 (t)
dt
+
VC1 (t)
R1
−C2 dVC2 (t)
dt
−VC2 (t)
R2
= 0. (2)
Assuming device symmetry (C1 = C2 = C and R1 = R2 = R)
and defining Vdiﬀ (t) = VC1 (t)− VC2 (t)
dVdiﬀ (t)
dt
+
1
RC
Vdiﬀ (t) = − 1
C
io(t). (3)
Equation (3) describes a linear time-invariant system. The con-
trol should be trivial, if io(t) was the control variable. Unfortu-
nately, it is not. Actually, the NP current value io is dependent
on several factors: state scheduling producing same voltage and
an opposite current, the instantaneous iL current value, the con-
verter operation zone and, in general, is a function of time.
From this point of view, the system in Fig. 3 can be considered
a nonlinear time-variant system. For purposes of illustration, let
us consider as an example the PWM period (TPWM ) represented
in Fig. 4 and corresponding to the second operating zone. During
the first part of the period, the PWM signal value is VPN/2. This
voltage level can be generated by two different switching states:
PO, which is active during ton1 will produce io(t) = iL (t), and
ON , active during ton2 , will induce a current, io(t) = −iL (t).
The average NP current over the PWM period will have a value
of 〈io(t)〉TP W M = ((ton1 − ton2)/TPWM)〈iL (t)〉TP W M , where
〈iL (t)〉TP W M is, also, the average value of iL (t) over the PWM
signal period under study.
Fig. 4. Example PWM period for the NP balance with the converter in the
second operating zone.
Fig. 5. m(vab ) function.
More generally, the average value of io(t) over a PWM period
can be expressed in the following way:
〈io(t)〉TP W M = m(vab)〈iL (t)〉TP W M n(t) (4)
where
1) m(vab) is a piecewise-defined function of the input value
vab(t) and of the switching scheme that is being used in
the converter. It represents the part of the PWM period
where the switching state is either PO, OP , ON, or NO,
and therefore, where the io current can be controlled. It
can be calculated as
m(vab) =
tpo + top + ton + tno
TPWM
. (5)
The function m(vab) defines the ratio ton/TPWM in Fig. 4.
This is a general way to introduce the influence of the
modulation in the model. Assuming a switching scheme
as the one shown in Section II, m(vab) is a piecewise
function defined as follows:
m(vab)=


2− vab 1(VPN/2) ,
VPN
2
< vab ≤ VPN
vab
1
(VPN/2)
, 0 < vab ≤ VPN2
−vab 1(VPN/2) , −
VPN
2
< vab ≤ 0
2 + vab
1
(VPN/2)
, −VPN < vab ≤ −VPN2 .
(6)
A graphical representation of this function can be found
in Fig. 5.
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Fig. 6. Control system block diagram.
2) n(t) is the actual control variable of the system. It is a
function whose output is defined over the interval [−1, 1].
Its value is
n(t) =
tpo + tno
tpo + tno + ton + top
− ton + top
tpo + tno + ton + top
(7)
The function n(t) defines the ratio (ton1 − ton2)/ton in
the example of Fig. 4. This variable is a measure of the net
charge injected or taken from one capacitor of the dc link to
the other. Intuitively, a null n(t) value implies that during
the part of the PWM period where io is different from
0, each of the states that produces the same voltage and
opposite currents are used for the same amount of time,
and thus, 〈io(t)〉TP W M = 0 and the net charge transfer
would be, consequently, null.
The differential equation that models the system may now be
rewritten as
dVdiﬀ (t)
dt
+
1
RC
Vdiﬀ (t) = − 1
C
m(vab)〈iL (t)〉TP W M n(t) (8)
which can be considered a nonlinear time-variant system.
IV. SYSTEM LINEARIZATION
Equation (8) represents a nonlinear time-variant system. For-
tunately, nonlinearities only affect the nonhomogeneous part of
the differential equation. As the homogeneous part of (8) is lin-
ear and time-invariant, a feedback linearization procedure can
be easily applied.
Consider a new function, namely φ(t, vab) defined as
φ(t, vab) = − 1
C
m(vab)〈iL (t)〉TP W M (9)
Introducing the inverse of the function described in (9) as a
multiplicative term in the input of the nonlinear controlled plant,
the resulting dynamics of the system under study become linear
as if the actuated variable were Io(t). The new system dynamics
are then linear and equal to those shown in (3).
TABLE I
POWER CONVERTER PARAMETERS
This linearization procedure is graphically described in Fig. 6.
The introduction of the control algorithm inside the whole con-
verter control is quite straightforward. Consider, for instance, a
typical scenario where an outer voltage-control loop calculates
a certain current reference to be followed by an inner current-
control loop. The output of the current controller would be a
certain average voltage to be created by means of the PWM
signal, vab . At this point, the control algorithm described in this
article would synthesize the switching signals for the switches
(IGBT in this case) such that, in addition to obtaining the desired
average voltage, the NP voltage is also properly controlled.
Regarding the extra measurements of the variables involved
in linearization, it should be noted that the output voltage vab
does not need to be measured as long as this value is fixed by the
converter and, consequently, the algorithm already knows it. On
the other hand, the output current measurement, in most cases,
is already measured for current-control purposes, so usually no
more sensors are needed.
V. EXPERIMENTAL RESULTS
Correct operation of this proposal has been verified under
experimental testing. The algorithm has been tested on a 1 kW
converter, with an inductance of 10 mH, dc-bus capacitors of
100 µF, parallel resistors of 12 kΩ, and a load resistance of
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Fig. 7. Time response and effect over iL current of the control algorithm.
Fig. 8. Time response and associated actuation variable of the control
algorithm.
132 Ω. A statement of the experiment parameters is displayed
in Table I.
Fig. 7 shows the time response of the system (Vdiﬀ ) at the
connection time of the control algorithm (tc ). The previous
imbalance between capacitor voltages was 40 V. The bottom
half of the scope shows the distortion effect over current iL (t).
The variable Vdiﬀ reaches the null value successfully.
Fig. 8 focuses on the effect of the control algorithm over the
dc-bus voltage, the resulting actuation variable n(t) in Fig. 6,
and the effects of plant saturation over the time response of the
system. A 250 V dc-bus VPN voltage has been configured. The
initial voltage capacitor difference was 40 V. Influence over the
dc-bus voltage is undetectable, and although the control is satu-
rated several times, the system reaches a null value successfully.
Finally, Fig. 9 shows the algorithm behavior when a nonlinear
load is connected to the converter. In this case, the load periodi-
cally changes its value between 264 and 132Ω with a frequency
Fig. 9. Control system behavior under nonlinear load operation.
of 5 Hz. The initial difference before the control algorithm con-
nection time (tc ) between capacitor voltages was 102 V. A scope
capture shows the evolution of Vdiﬀ at the top and at the bottom
the variables VC1 and VC2 . The control algorithm is not affected
by the connection of this kind of load and the result is again
successful.
VI. CONCLUSION
This letter has presented a novel control algorithm to balance
the capacitors’ voltage of a three-level NPC single-phase recti-
fier. The proposed algorithm is a simple and easy-to-implement
linearization. The algorithm makes possible further analytical
approaches to NP equalization control. The procedure demon-
strates a successful behavior by means of experimental testing
under different operating conditions, such as linear and nonlin-
ear loading under a transient regime. The proposed algorithm
can be easily extended to buck rectifiers, buck and boost in-
verters, and to other switching strategies and is independent of
the converter’s outer control loops. For these reasons, it can be
easily applied to existing converters.
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